• Plataforma de vídeos del IIT
  • Twitter
  • LinkedIn
  • Asociación de Ingenieros del ICAI
  • Intranet
  • Spanish
Go top
Project information

Analysis of an auditable random number generation circuit

J. Matanza G. López A.J. López López C. Rodríguez-Morcillo

April 2020 - September 2020

Funding entity University of Kent

The objective of the project is to run a performance analysis of the the robust, low-cost and auditable random number generation for embedded system security published in https://github.com/lampertb/LampertCircuitRNG.

In order to perform this analysis, a set of devices will be fabricated in order to run a serires of performance tests. Based on the obtained results, an analysis will be carried out to compute the the security of the circuit against a series of side-channel attacks including voltage peaks, extreme temperatures, fault injection, etc.